Loading... Please wait...

Verification with SystemVerilog

  • See http://www.npe-inc.com/training/pdf/LANG-SVVER.pdf
Price:
$1,600.00


Product Description

This comprehensive course is a thorough introduction to SystemVerilog constructs for verification. This class addresses writing testbenches to verify your design under test (DUT) utilizing the new constructs available in SystemVerilog. Object-oriented modeling, new data types, re-usable tasks and functions, randomization, code coverage, assertions, and the Direct Programming Interface (DPI) are all covered. The information gained can be applied to any digital design verification approach. This course combines insightful lectures with practical lab exercises to reinforce key concepts.

In this two-day course, you will gain valuable hands-on experience. Incoming students with a Verilog background will finish this course empowered with the ability to more efficiently verify designs.

 

Full course description:  Verification with SystemVerilog.


Find Similar Products by Category


Write your own product review

Product Reviews

This product hasn't received any reviews yet. Be the first to review this product!


Add to Wish List

Click the button below to add the Verification with SystemVerilog to your wish list.

You Recently Viewed...