Loading... Please wait...

STA, XDC, and Advanced Tools and Techniques of Vivado Design Suite-custom

  • This course will update experienced FPGA designers to utilize advanced features of the Vivado® Design Suite. Learn the underlying database and static timing analysis (STA) mechanisms. Utilize Tcl for navigating the design, creating Xilinx design constraints (XDC), and creating timing reports. Learn to make appropriate timing constraints for SDR, DDR, source-synchronous, and system-synchronous interfaces for your FPGA design. 
You will also learn to make path-specific, false path, and min/max timing constraints, as well as learn about timing constraint priority in the Vivado timing engine. Finally, you will learn about the scripting environment of the Vivado Design Suite and how to use the project-based scripting flow.
Utilize floorplanning techniques to improve design performance and use Tcl scripting in both the project-based and non-project batch design flows.
You will also learn the FPGA design best practices and skills to be successful using the Vivado Design Suite. This includes the necessary skills to improve design speed and reliability, including: system reset design, synchronization circuits, optimum HDL coding techniques, and timing closure techniques using the Vivado software. This course encapsulates this information with an UltraFast™ design methodology case study. The UltraFast design methodology checklist is also introduced.
Price:
$2,700.00
SKU:
VIVA33050


Product Description

This course will update experienced FPGA designers to utilize advanced features of the Vivado® Design Suite. Learn the underlying database and static timing analysis (STA) mechanisms. Utilize Tcl for navigating the design, creating Xilinx design constraints (XDC), and creating timing reports. Learn to make appropriate timing constraints for SDR, DDR, source-synchronous, and system-synchronous interfaces for your FPGA design.
You will also learn to make path-specific, false path, and min/max timing constraints, as well as learn about timing constraint priority in the Vivado timing engine. Finally, you will learn about the scripting environment of the Vivado Design Suite and how to use the project-based scripting flow.
Utilize floorplanning techniques to improve design performance and use Tcl scripting in both the project-based and non-project batch design flows.
You will also learn the FPGA design best practices and skills to be successful using the Vivado Design Suite. This includes the necessary skills to improve design speed and reliability, including: system reset design, synchronization circuits, optimum HDL coding techniques, and timing closure techniques using the Vivado software. This course encapsulates this information with an UltraFast™ design methodology case study. The UltraFast design methodology checklist is also introduced.

PDF course description


Find Similar Products by Category


Write your own product review

Product Reviews

This product hasn't received any reviews yet. Be the first to review this product!


Add to Wish List

Click the button below to add the STA, XDC, and Advanced Tools and Techniques of Vivado Design Suite-custom to your wish list.

You Recently Viewed...