Designing FPGAs Using the Vivado Design Suite 3

(No reviews yet) Write a Review

This course demonstrates timing closure techniques, such as baselining, pipelining, synchronization circuits, and optimum HDL coding techniques that help with design timing closure. This course also shows you how to debug your design using advanced capabilities of the Vivado® logic analyzer.

Full course description

Schedule and registration